Vik's Newsletter
Subscribe
Sign in
Home
Podcast
Notes
Chat
Semi Doped Podcast
Archive
About
Semiconductor Devices and Fabrication
High Stakes Advanced Node Poker: TSMC Goes All-in, Intel Folds
Understanding the insatiable demand for TSMC advanced nodes and packaging, Intel’s bleak results, the saving grace of EMIB, and the $11B CPU fumble, and…
Jan 25
•
Vikram Sekar
25
5
1
2025 International Electron Devices Meeting (IEDM): Detailed Conference Report
Coverage of the world's premier conference on semiconductor devices.
Jan 4
•
Vikram Sekar
28
2
3
2:33
NVIDIA CuLitho and the Future of Inverse Lithography
How GPU-scale compute is reshaping mask synthesis for advanced nodes.
Mar 30, 2025
•
Vikram Sekar
27
1
6
Why Citing Yield Without Die Area is Meaningless
Pat Gelsinger's field notes, and how defect density is a more meaningful metric for yield.
Feb 16, 2025
•
Vikram Sekar
and
Jack Huang
21
5
4
How Dennard Scaling Allowed Transistors to Shrink
A detailed explanation of Robert Dennard's exact rules to scale a MOS-transistor's dimensions that resulted in more transistors on a single chip without…
Jan 12, 2025
•
Vikram Sekar
59
7
15
Ruthenium: The Next Step in Interconnects for Advanced Logic Nodes?
Why ruthenium is emerging as an alternative to copper for low-level metal interconnects as pitch drops below 20-nm in sub 2-nm class advanced technology…
Jan 5, 2025
•
Vikram Sekar
16
2
How Foundries Calculate Die Yield
Understanding the metric that Intel used to abandon a whole technology node.
Sep 15, 2024
•
Vikram Sekar
29
12
4
Understanding Compact Models for MOS and Bipolar Devices
Looking under the hood of your schematics.
May 12, 2024
•
Vikram Sekar
14
10
1
A Guide to Noise Sources in MOS Transistors
Noise is the great limiter. Without it, we could communicate over arbitrarily large distances while consuming almost no power. Unfortunately for us mere…
Mar 10, 2024
•
Vikram Sekar
28
5
3
This site requires JavaScript to run correctly. Please
turn on JavaScript
or unblock scripts